GSI Forum
GSI Helmholtzzentrum für Schwerionenforschung

Home » FutureDAQ » FutureDAQ - Networking » PCIe-AS - What are limitations on Network size ?
Re: PCIe-AS - What are limitations on Network size ? [message #924 is a reply to message #917] Wed, 15 September 2004 11:10 Go to previous message
Walter F.J. Müller is currently offline  Walter F.J. Müller
Messages: 229
Registered: December 2003
Location: GSI, CBM
first-grade participant

Walter F.J. Müller wrote on Tue, 14 September 2004 15:47

The PNet based on 3 cascaded 8-port switches shown in my talk needes only a 9 bit path address.

This isn't correct. Since 4 8-port switches have to be traversed, see the attached figure, one needs 4*3 = 12 bits.

At this place another correction: In my talk I mistakenly wrote that the PEX 8532 is a AS switch. It is a PCIe switch, a true AS switch is announced.

  • Attachment: 4switch.png
    (Size: 14.33KB, Downloaded 1213 times)

W.F.J.Müller, GSI, CBM, Tel: 2766
Read Message
Read Message
Previous Topic: Custom vs. commodity networks
Next Topic: PCIe-AS - Tutorial -- Is there a CRC for the address header ?
Goto Forum:

Current Time: Wed Jun 19 06:09:14 CEST 2024

Total time taken to generate the page: 0.01000 seconds