


Progress on the VHDL implementation

Yutie Liang
April. 16 2013

Outline

1. Data format and structure of the tracking module
2. Some details to several modules
3. Estimation of computing time
4. Performance
5. Summary and outlook

Conformal transformation module




$$R2 = (x_in - x0_in)^2 + (y_in - y0_in)^2 - r_in^2$$

$$x_cf_out = (x_in - x0_in) / R2 + x0_in$$


$$y_cf_out = (y_in - y0_in) / R2 + y0_in$$

$$r_cf_out = r_in / R2$$

1 clock cycle





Adaptive Hough transformation – large sin array still needed




$$r = x \cos(\theta) + y \sin(\theta)$$

Expect to run up to iteration 4:
4096X4096. So, the θ (-0.5π - 0.5π)
need to be divided into 4096 bins



Hough transformation module -- sin array in look-up table



```
sin_array(0)    <= "111111110000000000000000"; -- -1
sin_array(1)    <= "1111111100000000000000001"; -- -1
...
sin_array(2046) <= "1111111111111111110011100"; -- -0.00153398
sin_array(2047) <= "1111111111111111110011110"; -- -0.00076699
sin_array(2048) <= "00000000000000000000000000"; -- 0
sin_array(2049) <= "00000000000000000000110010"; -- 0.00076699
...
sin_array(4094) <= "00000000111111111111111111"; -- 0.999999
sin_array(4095) <= "00000000111111111111111111"; -- 1
```

Three look-up tables of `sin_array` are compared.

- 1) 4096 bins from 0 to π , 24 bits
- 2) 2048 bins from 0 to $\pi/2$, 24 bits
- 3) 2048 bins from 0 to $\pi/2$, 17 bits

Total memory


consumption using ISIM

1.9 GB



1.0 GB

0.87GB



Peaking module




1 clock cycle to locate the maximum




Adaptive design of tracking module



Design A:
Only one module,
change i_{max} every
loop




Design B:
16 modules,
paralized



Adaptive design of tracking module

Take Design A as example:




Iteration number is fixed. i_{max} changes from 0 to 15.

Use an array with size of 256 to collect $value_out_16$ at each i_{max} .

Then transmit this array to “peaking” module, to select 16 maximums.

These 16 maximums will be transferred to the next iteration as seeds



Estimation of computing time for two designs

For an event with N hits, the expected time of tracking is:

For design A: $N_time = (N+16) + [(N+16)*16 + 16] * N_iteration$

If $N_iteration = 4$, and $N = 50$, then $N_time = 4354$ clock cycles. --> 87.1 cc/hit

If $N_iteration = 4$, and $N = 100$, then $N_time = 7604$ clock cycles. --> 76.0 cc/hit

If $N_iteration = 4$, and $N = 200$, then $N_time = 14104$ clock cycles. --> 70.5 cc/hit

For design B: $N_time = (N+16) + [(N+16) + 16] * N_iteration$

If $N_iteration = 4$, and $N = 50$, then $N_time = 394$ clock cycles. --> 7.9 cc/hit

If $N_iteration = 4$, and $N = 100$, then $N_time = 644$ clock cycles. --> 6.4 cc/hit

If $N_iteration = 4$, and $N = 200$, then $N_time = 1144$ clock cycles. --> 5.7 cc/hit

PANDA@20MHz. Very rough estimation

$2*10^7$ event/second * 3? track/event * ~20 hit/track * 3? overlap factor → ~ 4 hit/second


Device utilization summary of tracking module

| Device Utilization Summary (estimated values) | | | | [X] |
|---|------|-----------|-------------|-----|
| Logic Utilization | Used | Available | Utilization | |
| Number of Slices | 3089 | 25280 | 12% | |
| Number of Slice Flip Flops | 4520 | 50560 | 8% | |
| Number of 4 input LUTs | 4535 | 50560 | 8% | |
| Number of bonded IOBs | 38 | 352 | 10% | |
| Number of FIFO16/RAMB16s | 25 | 232 | 10% | |
| Number of GCLKs | 6 | 32 | 18% | |
| Number of DCM_ADVs | 2 | 12 | 16% | |

Two parts which need large amount of resource:

- 1: The big array of sin function in Hough transformation.
- 2: The peaking module.

Pt resolution and comparison with C++ simulation



Summary and Outlook

1. A preliminary version is running.

Resource, computing time, latency, ...

Pt resolution ...

2. Lots need to do:

- 1) Optimize the tracking module, reduce the size

- 2) The structure of tracking module need to be changed.

The large sin array and peaking module need to separated.

- 3) Some minor differences of VHDL design from C++.

A:

If $N_{\text{iteration}} = 3$, and $N = 50$, we have $N_{\text{time}} = 3282$ clock cycles. --> 65.6 cc/hit

If $N_{\text{iteration}} = 3$, and $N = 100$, we have $N_{\text{time}} = 5732$ clock cycles. --> 57.3 cc/hit


If $N_{\text{iteration}} = 3$, and $N = 200$, we have $N_{\text{time}} = 10632$ clock cycles. --> 53.2 cc/hit

B:


If $N_{\text{iteration}} = 3$, and $N = 50$, we have $N_{\text{time}} = 312$ clock cycles. --> 6.2 cc/hit

If $N_{\text{iteration}} = 3$, and $N = 100$, we have $N_{\text{time}} = 512$ clock cycles. --> 5.1 cc/hit

If $N_{\text{iteration}} = 3$, and $N = 200$, we have $N_{\text{time}} = 912$ clock cycles. --> 4.6 cc/hit



$\sigma_{pt}/pt @ 1\text{GeV}/c$



```

max1_step_8_i: for i in 0 to 7 generate
  max1_step_8_j: for j in 0 to 15 generate
    max1_Comp8: hough_compare_1_output Port map (
      A_value => value_max1_in((i*16+j)),
      A_theta => conv_std_logic_vector(i, 10),
      A_r     => conv_std_logic_vector(j, 10),
      B_value => value_max1_in((i*16+j)+128),
      B_theta => conv_std_logic_vector(i+8, 10),
      B_r     => conv_std_logic_vector(j, 10),
      Qg_value => value_max1_step8((i*16+j)),
      Qg_theta => theta_max1_step8((i*16+j)),
      Qg_r     => r_max1_step8((i*16+j));
    end generate;
  end generate;
end generate;

```