

# Progress on the VHDL implementation

Yutie Liang  
April. 16 2013

# Outline

---


1. Data format and structure of the tracking module
2. Some details to several modules
3. Estimation of computing time
4. Performance
5. Summary and outlook

## Tracking algorithm in VHDL



24 bits fixed point number: 000000011010100101110010

first 8 bits for the integer part (1 sign bit), last 16 bits for the fractional part


A line of 96 bits represents one hit: pos\_x, pos\_y, pos\_z, drift distance



# Conformal transformation module





# Adaptive Hough transformation – large sin array still needed




$$r = x \cos(\theta) + y \sin(\theta)$$

Expect to run up to iteration 4:  
4096X4096. So, the  $\theta$  ( $-0.5\pi$  -  $0.5\pi$ )  
need to be divided into 4096 bins



# Hough transformation module -- sin array in look-up table



```
sin_array(0) <= "1111111100000000000000000000"; -- -1  
sin_array(1) <= "1111111100000000000000000001"; -- -1  
...  
sin_array(2046) <= "1111111111111111001110"; -- -0.00153398  
sin_array(2047) <= "1111111111111111001110"; -- -0.00076699  
sin_array(2048) <= "00000000000000000000000000"; -- 0  
sin_array(2049) <= "00000000000000000000000000110010"; -- 0.00076699  
...  
sin_array(4094) <= "000000001111111111111111"; -- 0.999999  
sin_array(4095) <= "000000001111111111111111"; -- 1
```

Three look-up tables of sin\_array are compared.

- 1) 4096 bins from 0 to  $\pi$ , 24 bits
- 2) 2048 bins from 0 to  $\pi/2$ , 24 bits
- 3) 2048 bins from 0 to  $\pi/2$ , 17 bits


Total memory consumption using ISIM

1.9 GB



1.0 GB

0.87GB



# Peaking module




1 clock cycle to locate the maximum




# Adaptive design of tracking module



Design A:  
Only one module,  
change  $i_{max}$  every  
loop





Design B:  
16 modules,  
parallelized



# Adaptive design of tracking module

Take Design A as example:



Iteration number is fixed.  $i_{\max}$  changes from 0 to 15.

Use an array with size of 256 to collect  $value_{out\_16}$  at each  $i_{\max}$ .

Then transmit this array to “peaking ” module, to select 16 maximums.

These 16 maximums will be transferred to the next iteration as seeds

# Estimation of computing time for two designs

For an event with N hits, the expected time of tracking is:

For design A:  $N\_time = (N+16) + [(N+16)*\textcolor{red}{16} + \textcolor{green}{16}] * N\_iteration$

If  $N\_iteration = 4$ , and  $N = 50$ , then  $N\_time = 4354$  clock cycles.  $\rightarrow 87.1$  cc(hit)

If  $N\_iteration = 4$ , and  $N = 100$ , then  $N\_time = 7604$  clock cycles.  $\rightarrow 76.0$  cc(hit)

If  $N\_iteration = 4$ , and  $N = 200$ , then  $N\_time = 14104$  clock cycles.  $\rightarrow 70.5$  cc(hit)

For design B:  $N\_time = (N+16) + [(N+16) + \textcolor{green}{16}] * N\_iteration$

If  $N\_iteration = 4$ , and  $N = 50$ , then  $N\_time = 394$  clock cycles.  $\rightarrow 7.9$  cc(hit)

If  $N\_iteration = 4$ , and  $N = 100$ , then  $N\_time = 644$  clock cycles.  $\rightarrow 6.4$  cc(hit)

If  $N\_iteration = 4$ , and  $N = 200$ , then  $N\_time = 1144$  clock cycles.  $\rightarrow 5.7$  cc(hit)

PANDA@20MHz. Very rough estimation

$2*10^7$  event/second \* 3? track/event \* ~20 hit/track \* 3? overlap factor  $\rightarrow \sim 4$  hit/second


# Device utilization summary of tracking module

Device Utilization Summary (estimated values)				[1]
Logic Utilization	Used	Available	Utilization	
Number of Slices	3089	25280	12%	
Number of Slice Flip Flops	4520	50560	8%	
Number of 4 input LUTs	4535	50560	8%	
Number of bonded IOBs	38	352	10%	
Number of FIFO16/RAMB16s	25	232	10%	
Number of GCLKs	6	32	18%	
Number of DCM_ADVs	2	12	16%	

Two parts which need large amount of resource:

- 1: The big array of sin function in Hough transformation.
- 2: The peaking module.

# Pt resolution and comparison with C++ simulation



# Summary and Outlook

---

1. A preliminary version is running.

Resource, computing time, latency, ...

Pt resolution ...

2. Lots need to do:

- 1) Optimize the tracking module, reduce the size
- 2) The structure of tracking module need to be changed.

The large sin array and peaking module need to separated.

- 3) Some minor differences of VHDL design from C++.



A:


If N\_iteration = 3, and N = 50 ,  
If N\_iteration = 3, and N = 100 ,  
If N\_iteration = 3, and N = 200 ,

we have N\_time = 3282 clock cycles. --> 65.6 cc(hit)  
we have N\_time = 5732 clock cycles. --> 57.3 cc(hit)  
we have N\_time = 10632 clock cycles. --> 53.2 cc(hit)


B:

If N\_iteration = 3, and N = 50 ,  
If N\_iteration = 3, and N = 100 ,  
If N\_iteration = 3, and N = 200 ,

we have N\_time = 312 clock cycles. --> 6.2 cc(hit)  
we have N\_time = 512 clock cycles. --> 5.1 cc(hit)  
we have N\_time = 912 clock cycles. --> 4.6 cc(hit)




$\sigma_{\text{pt}}/\text{pt}$  @ 1GeV/c



a

y



$$\sqrt{(x-x_0)^2}$$

x

$$\sin\theta \pm R$$

x

$\theta$

```
max1_step_8_i: for i in 0 to 7 generate
    max1_step_8_j: for j in 0 to 15 generate
        max1_Comp8: hough_compare_1_output Port map (
            A_value => value_max1_in((i*16+j)),
            A_theta => conv_std_logic_vector(i, 10),
            A_r     => conv_std_logic_vector(j, 10),
            B_value => value_max1_in((i*16+j)+128),
            B_theta => conv_std_logic_vector(i+8, 10),
            B_r     => conv_std_logic_vector(j, 10),
            Qg_value => value_max1_step8((i*16+j)),
            Qg_theta => theta_max1_step8((i*16+j)),
            Qg_r     => r_max1_step8((i*16+j));
        end generate;
    end generate;
```